

1/6

for (int i=0; i < N; i++)

a[i] = b[i] * c[i];

FIG. 1a

\$r1 = 0;
 loop (N,5);
 \$r2 = mem[#b][\$r1];
 \$r3 = mem[#c][\$r1];
 \$r4 = \$r2 * \$r3;
 mem[#a][\$r1] = \$r4;
 \$r1 = \$r1 + 1;

FIG. 1b




FIG. 2a




FIG. 2b

loop (N,4);
 \$r2 = mem[#b][\$r1],
 \$r3 = mem[#c][\$r1],
 mem[#a][\$r1] = \$r4,

\$r1=0,
 nop,
 nop,
 \$r4 = \$r2 * \$r3,
 \$r1 = \$r1 + 1,

nop,
 nop,
 nop,
 nop,
 nop,

FIG. 3

2/6

loop (N,4),

\$r1 = 0,

nop,

```
$r2 = mem[#b][$r1],
$r3 = mem[#c][$r1],
nop,
mem[#a][$r1] = $r4,
```

```
nop,
nop,
$r4 = $r2 * $r3,
$r1 = $r1 + 1,
```

```
nop,
nop,
nop,
nop,
```

process A

process B

process C

```
define_process A {};
define_process B {};
define_process C {};
```

repeat_only_process N;

```
define_process A {};
define_process B {};
// process C is the loop body
```

```
repeat_with_process N
  nop,
```

FIG. 4

3/6




FIG. 5

4/6


<pre> \$r2 = mem[#b][\$r1]; \$r3 = mem[#c][\$r1]; nop; mem[#a][\$r1] = \$r4; </pre>		<pre> define_process A { [\$r2,#b, + 1,READ] [\$r3,#c, + 1,READ] [empty_op] [\$r4,#a, + 1,WRITE] } </pre>
---	---	---

FIG. 6


<pre> process A { \$r2 = mem[#b][\$r1]; \$r3 = mem[#c][\$r1]; nop; mem[#a][\$r1] = \$r4; } </pre>	 synchronization of every instruction through timing	<pre> process A { nop; nop; \$r4 = \$r2 * \$r3; \$r1 = \$r1 + 1; } </pre>
---	---	---

FIG. 7a




FIG. 7b

5/6

```
$r1 = 0;  
loop (N,5);  
$r2 = mem[#b][$r1];  
$r3 = mem[#c][$r1];  
$r4 = $r2 * $r3;  
mem[#a][$r1] = $r4;  
$r1 = $r1 + 1;
```

FIG. 8a

```
// Optional statement for safety  
flush_fifo $f2,$f3,$f4;
```

```
// This is a single instruction up to a given number of registers involved  
// Register $r1 is actually hidden in the local control  
define_process A [$f2,Read,#b] [$f3,Read,#c] [$f4,Write,#a]
```

```
// This includes process B, process C is not used and the unit left free  
repeat_process with B is $f4 = $f2 * $f3;
```

```
// Instruction for free units are executed as long as independent from the loop
```

FIG. 8b

6/6




FIG. 9